![]() ![]() To implement EPIC type processor, five bit field is embedded in the machine instruction code. EPIC processor can reduce NOP instructions by changing number of instructions to be executed simultaneously. As a result, program contains many NOP instructions. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to execute maximum parallel execution. ![]() This paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |